The gate-lag turn-off transient of as-fabricated and hut-carrier stressed power AlGaAs/GaAs NFETs is addressed by quantitatively comparing experimental data with device simulations accounting for the occupation dynamics of surface deep-acceptor trays. Gate-lag waveforms of increasingly degraded devices can be accurately simulated by suitably increasing the surface trap density.
|???metadata.dc.ugov.nometipoministero???:||Articolo su rivista|
|Appare nelle tipologie:||1.1 Articolo su rivista|