A model‐based design floating‐point accumulator. Case of study: FPGA implementation of a support vector machine kernel function