Experimental data obtained by testing CMOS commercial ICs for latchup by means of automatic test equipment are presented. The results unambiguously show that latchup resistance is strongly influenced by interactions among complex structures within the circuit that are overlooked by widely used testing procedures. In particular, it is shown that both multiple pin excitation and static current loading can significantly decrease the component latchup resistance because of effects taking place within the semiconductor as well as through metal lines.
Latch-up testing in CMOS IC’s / Menozzi, Roberto; M., Lanzoni; C., Fiegna; E., Sangiorgi; B., Riccò. - In: IEEE JOURNAL OF SOLID-STATE CIRCUITS. - ISSN 0018-9200. - 25:(1990), pp. 1010-1014. [10.1109/4.58295]
Latch-up testing in CMOS IC’s
MENOZZI, Roberto;
1990-01-01
Abstract
Experimental data obtained by testing CMOS commercial ICs for latchup by means of automatic test equipment are presented. The results unambiguously show that latchup resistance is strongly influenced by interactions among complex structures within the circuit that are overlooked by widely used testing procedures. In particular, it is shown that both multiple pin excitation and static current loading can significantly decrease the component latchup resistance because of effects taking place within the semiconductor as well as through metal lines.| File | Dimensione | Formato | |
|---|---|---|---|
|
00058295.pdf
non disponibili
Tipologia:
Documento in Post-print
Licenza:
NON PUBBLICO - Accesso privato/ristretto
Dimensione
416.74 kB
Formato
Adobe PDF
|
416.74 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
