Layout dependence of CMOS latchup