Minimization of network induced jitter impact on FPGA-based control systems for power electronics through forward error correction