Gate currents are becoming a major concern for ULSI circuit designers. A standard circuit design flow that takes into account such effects is needed in order to take advantage from nanometer-sized devices performance. Some suggestions on how to approach permeable-gate-device circuit simulation are proposed in this paper, focusing on gate current-related effects on circuit performance. A simple, yet complete, standard CMOS circuit has been designed and its functional and performance indices have been evaluated, depending on the actual oxide thickness. To correlate performance directly to the fabrication parameters, a mixed-mode approach using both physical and circuit simulations has been adopted. Model parameters were calibrated on actual measurements. Simulation results have been compared for ideal- and permeable-gate devices. Although circuit functionality is not affected (within the considered technology range, at least), significant performance alterations are highlighted.

Performance Evaluation of Ultra Thin gate Oxide CMOS Circuits / Marras, Alessandro; DE MUNARI, Ilaria; D., Vescovi; Ciampolini, Paolo. - In: SOLID-STATE ELECTRONICS. - ISSN 0038-1101. - 48, No. 4:(2004), pp. 551-559. [10.1016/j.sse.2003.09.028]

Performance Evaluation of Ultra Thin gate Oxide CMOS Circuits

MARRAS, Alessandro;DE MUNARI, Ilaria;CIAMPOLINI, Paolo
2004-01-01

Abstract

Gate currents are becoming a major concern for ULSI circuit designers. A standard circuit design flow that takes into account such effects is needed in order to take advantage from nanometer-sized devices performance. Some suggestions on how to approach permeable-gate-device circuit simulation are proposed in this paper, focusing on gate current-related effects on circuit performance. A simple, yet complete, standard CMOS circuit has been designed and its functional and performance indices have been evaluated, depending on the actual oxide thickness. To correlate performance directly to the fabrication parameters, a mixed-mode approach using both physical and circuit simulations has been adopted. Model parameters were calibrated on actual measurements. Simulation results have been compared for ideal- and permeable-gate devices. Although circuit functionality is not affected (within the considered technology range, at least), significant performance alterations are highlighted.
2004
Performance Evaluation of Ultra Thin gate Oxide CMOS Circuits / Marras, Alessandro; DE MUNARI, Ilaria; D., Vescovi; Ciampolini, Paolo. - In: SOLID-STATE ELECTRONICS. - ISSN 0038-1101. - 48, No. 4:(2004), pp. 551-559. [10.1016/j.sse.2003.09.028]
File in questo prodotto:
File Dimensione Formato  
Marras_MR2004.pdf

non disponibili

Tipologia: Documento in Post-print
Licenza: Creative commons
Dimensione 344.96 kB
Formato Adobe PDF
344.96 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11381/1509291
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 8
  • ???jsp.display-item.citation.isi??? 1
social impact