A High-Performance VLSI Architecture for the FDTD Algorithm