A standard cell hardware implementation for finite-difference time domain (FDTD) calculation