Abstract: The design flow of a pipelined ADC with DAC errors correction in the first stages requires tayloring the digital correction hardware to the process dependent uncertainties affecting the weighting elements, which can be better appreciated on first silicon. The described FPGA implementation of the correction hardware allows flexible and quick co-development of the analog and digital sections of the converter. A novel error correction scheme based on weighting capacitor rotation is applied.
DAC Calibration by Weighting Capacitor Rotation in a Pipelined ADC / Chiorboli, Giovanni; Dondi, Silvia; Morandi, Carlo; Vecchi, Davide. - 493:(2005), pp. 31-35. (Intervento presentato al convegno Third IASTED International Conference on Circuits, Signals, and Systems, CSS 2005 tenutosi a Marina del Rey, CA, USA. nel October 24-26, 2005).
DAC Calibration by Weighting Capacitor Rotation in a Pipelined ADC
CHIORBOLI, Giovanni;DONDI, Silvia;MORANDI, Carlo;VECCHI, Davide
2005-01-01
Abstract
Abstract: The design flow of a pipelined ADC with DAC errors correction in the first stages requires tayloring the digital correction hardware to the process dependent uncertainties affecting the weighting elements, which can be better appreciated on first silicon. The described FPGA implementation of the correction hardware allows flexible and quick co-development of the analog and digital sections of the converter. A novel error correction scheme based on weighting capacitor rotation is applied.| File | Dimensione | Formato | |
|---|---|---|---|
|
IASTED_CSS2005_493-016.pdf
non disponibili
Tipologia:
Documento in Post-print
Licenza:
Creative commons
Dimensione
963.08 kB
Formato
Adobe PDF
|
963.08 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
|
Abstract.txt
non disponibili
Tipologia:
Abstract
Licenza:
Creative commons
Dimensione
497 B
Formato
Text
|
497 B | Text | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
